INTRODUCTION

A recent perception of junction less field effect transistor within tri gate is presented here (Lee, et al., 2009) and corroborated in (Lee, et al., 2010). Likewise other architectures have also suggested in (Pfitzner, et al., 2009) and (Weis, et al., 2008) which is called vertical slit field effect transistor? The main difference in double gate FET is that current is carried by only majority charge carriers. Junction less topologies has many advantages (Lee, et al., 2009), (Lee, et al., 2010), (Pfitzner, et al., 2009) such as deficiency of immediate junctions can be controlled at micro scales. It was observe that double gate devices shows better channel properties and DIBL in Accumulation mode (AM). On the other hand FETs having multigates do not have better effects (Weis, et al., 2008). On current to off current ratios and SS (sub threshold slope) are generated (Lee, et al., 2009). So we depend upon FET that is charge based (Sallese, et al., 2005), (A Ali, et al., 2016). Basically methodical model depends upon following two assumptions.

a) semiconductor nano wire which is highly undoped.
b) statistics of Boltzmann (Jimenez, et al., 2004), (Jamez, et al., 2004), (Jamez, et al., 2005), (Yu, et al., 2007), (Kolberg, et al., 2008), (Zhang, et al., 2010) and (Vishvakarma, et al., 2010). In 1990 characteristics of SOI MOSFET based on accumulation mode (AM) have presented (Colinge, et al., 1990). Some limitations are shown by this model, which make this impracticable for doping concentrations and existing day geometries.

1. Substrate is supposed to be equipotential so between the BOX and vertebral connection no voltage drop occurs.

2. Most important feature of FETs which is sub threshold it’s not mention.

3. In Poisson’s equation sudden depletion calculation is consider. i.e inside the channel unbiased region is continuously occurring.

4. In additionally at the subordinate body surface induced by a adverse substrate biased is flout.

This paper propose theoretical model of junction less FET without any of the above-mentioned limitations. The initial point is a difficulties strength of the relationship between the voltage of gate and surface potential. When device functions in depletion a better approximation is given in detailed in (Gnani, et al., 2011, Ali, et al. 2018). Simulations are done on silvaco TCAD section II describes the fabrication of device .section III define the poisson equation and further its solutions are explain too. In section IV short channels description is explain. and similarly description of models for current and surface potentials with details are presented here.

DISCRIPTION OF DEVICE

Consider junction less double gate filed effect transistor as shown in figure1 with a silicon body n+ doping \( E_x \) is presenting the oxidation thickness of both gates which are located at the top and bottom position of the body. Drain and source are located at inside. A methodical solution for the potential surface is done here that eliminates the some limitations. We may explain the voltage difference:

\[
V_x - V_b = \phi_{GB} + \Delta \phi_{GB} + \Delta \phi_{BK} + \Delta \phi_{SUB}
\]

In the above equation

\[
\phi_{GB} = \phi_{TB} \ln \frac{V_x}{V_b}
\]

It is the work function of gate.

Thermal voltage of device can be written as;
And voltage drop, substrate. Body of the silicon, back oxide through the gate oxide can be define as

\[
\Delta \phi_{BS} = \phi_b - \phi_s
\]

Then

Here

\[
\phi_2 = \text{lower surface potential}
\]

\[
\phi_1 = \text{upper surface potential}
\]

From the above equation we can conclude that constant Fermi potential is presented within a semiconductor material.

Fabrication of DG FET is simulated in silvaco TCAD as shown below:

3. POISSON EQUATION

In thermal balance conditions the Fermi level of potential where \( V_b = V_d \) is constant. For this purpose we select x axis in the upper oriented direction so this equation can be standardized as:

\[
\frac{d^2 \psi}{dx^2} = - \frac{1}{\varepsilon_{SOX}} \left( \exp \left[ - \phi \right] - 1 \right) - \frac{qN_F}{\varepsilon_{SOX}} \left( \exp \left[ \phi \right] - 1 \right)
\]

In above equation

\[
\phi = \phi_T
\]

\[
\psi_d = \psi_1 = - \frac{N_F}{2}\phi_T
\]

\[
\Delta \psi_{BS} = \sqrt{\frac{2\phi_T}{\varepsilon_N}}
\]

Then

\[
\psi' = (\phi = \psi_2) = 0, \psi(x = -\Delta \psi_{BS}) = \psi_{2S}
\]

In this equation

\[
\psi_{2S} = \text{substrate surface potential}
\]

\[
\Delta \phi_{BS} = \frac{N_F}{2\phi_T} \left[ \exp \left( \frac{\phi_d - \phi_s}{\phi_T} \right) - 1 \right] + \frac{q\phi_T}{\varepsilon_{SOX}} \sqrt{\frac{2\phi_T}{\varepsilon_N}} \left( \phi - \psi_{2S} \right)
\]

\[
\frac{\Delta \phi_{BS}}{\varepsilon_{SOX}} \left( \psi_d, \psi_s \right) = \frac{qN_F}{\varepsilon_{SOX}} \left( \phi - \psi_{2S} \right)
\]

Charge density can be found as:

\[
Q_{BS} = -e_S \varepsilon_{SOX} \left( \psi_d, \psi_s \right) - \frac{q\phi_T}{\varepsilon_{SOX}} \sqrt{\frac{2\phi_T}{\varepsilon_N}} \left( \phi_d, \psi_{2S} \right)
\]

Now applying the boundary conditions:

\[
\psi_d = \psi_{2S} - \left( \frac{q \phi_T}{\varepsilon_{SOX}} \varepsilon_{SOX} + Q_{BS} + Q_{BS} \right) / (e_S \varepsilon_{SOX})
\]

\[
Q_{BS} = \int_0^L \rho_{BS} \left( \frac{1 - \frac{x}{L}}{e_S \varepsilon_{SOX}} \right) dx
\]

4. SHORT CHANNEL EFFECT

Minimum surface potential is measure for calculating reverse charge, Using Gausses law

\[
- \frac{\xi (x)}{2} \frac{d^2 \xi}{dx^2} + \xi (x + dx) \frac{d^2 \xi}{dx^2} - \xi (x) \frac{d^2 \xi}{dx^2} = - \frac{qN_F t_{eff}}{2\varepsilon_{eff}}
\]

Electric field \( \xi (x) \) can be calculated as:

\[
\xi (x) \approx \frac{1}{\eta} \frac{d \phi_B (x)}{dx}
\]

In This equation \( \eta \) is fitting parameter that integrates the consequence of the variation of the adjacent field in the depleted film. For surface potential following equation presents the surface potential.

\[
\frac{d^2 \psi}{dx^2} = \frac{2\eta C_{SOX}}{e_S \varepsilon_{SOX}} \psi = \frac{\eta}{e_S \varepsilon_{SOX}} \left( qN_F t_{eff} - 2C_{SOX} \left( V_{DD} - V_{FB} - \phi_{FL} \right) \right)
\]

Solution Of the equation can be explained as:

\[
\psi_s (x) = C_1 \exp \left( m_1 x \right) + C_2 \exp \left( -m_1 x \right) \frac{R}{m_1^2}
\]

\( C_1 \) and \( C_2 \) are coefficients

\[
C_1 = 2 \sigma \frac{1 - \exp (-m_1 L)}{\exp \left( -m_1 L \right) + V_d + R (1 - \exp (-m_1 L))}
\]

\[
C_2 = \frac{2 \sigma \exp \left( -m_1 L \right) \left( 1 - \exp (-m_1 L) \right)}{\exp \left( -m_1 L \right) + V_d + R (1 - \exp (-m_1 L))}
\]

\[
R = \eta \frac{q N_F t_{eff} - 2 C_{SOX} \left( V_{DD} - V_{FB} - \phi_{FL} \right)}{e_S \varepsilon_{SOX}}
\]

Position in channel can be found as

\[
\psi(x) = \frac{1}{2m_1} \ln \left( \frac{C_2}{C_1} \right)
\]

Now we can derive relationship for \( \psi_s (x_m) \)

\[
\psi_s \left( x_{max} \right) = 2 \sqrt{C_1 C_2} = \frac{R}{m_1}
\]

5. SUBTHRESHOLD SWING

Sub threshold can be define as it is characteristic of FET’s voltage and current. In this region drain current is
controlled by gate. Which is similar to as when exponential current increases for forward biased diode.so swing which is produce during this region that is called subthreshold swing. Formula for calculating sub threshold swing is:

\[
\text{subthreshold swing} = \frac{mV}{a \log I_D}
\]

We can control sub threshold by diffusion current then this sub threshold voltage can be limit. For an ideal device minimum sub threshold swing is:

\[
\text{It is } 0.1 \text{ mV/dec}
\]

at the room temperature (300K)

6. **APPROACH OF MODELING**

Main Approach is 2D closed form Poisson equation solution \( \varphi_{ext} \) in the area of channel (Schwartz, et. al, 2012). For considering parabolically shaped potential at source and drain sides to channel, and supplementary 2D secure form parabolic elucidation \( \varphi_{par} \) from (Kloes, et. al, 2008, (Ahmed, et al, 2018, Ali, et al, 2017). It was instigated for region of channel. Mock 2D potential lean-to for drain and source, \( \varphi_{tot} \) is based upon operative build in voltage (Kloes, et. al, 2008), (Graef, et. al, 2013, Ali, et al. 2016).

7. **CURRENT MODEL**

Drain current can be designated following the indication of Pao And Shah (Pao, et. al, 1916) which comprises the diffusion transport predispositions and drift that is operating between the saturation and linear regions (Ortiz-Conde, et. al, 2007), (Song, et. al, 2009).

Drain current can be written as:

\[
I_D = \frac{W}{2L} q \int Q_v dV
\]

\( Q_v \) is the charge ,which can be explain as

\[
Q_v = -2q \int (n - n_f)dx
\]

\[
= -2q \int \left[ \left( \frac{E_F}{kT} \right)^{3/2} \right] dx
\]

\[
I_D = \frac{W}{2L} q \left( \frac{E_F}{kT} \right)^{3/2} \left[ \left( \frac{E_F}{kT} \right)^{3/2} - \rho(E_F) \right]
\]

Using silvaco TCAD graph between drain current via \( V_{GS} \) is shown below:

As shown in above figure drain current increases within the gate to source voltage .when \( V_{GS} = V_T \) then amount of current is 0.02.Threshold is varying from 0.001V to 0.5V. When this voltage reaches to 0.12V, the current starts to go in saturation.

8. **SURFACE POTENTIAL BASED MODEL**

Two surface potential based models by Ortiz – conde et al and taur et al have been described model monitored the double integral calculations of devices and bulk mass FET’S without some estimation.

Simulations for surface potential are shown below on TCAD.

Above plot presents the surface potential \( \psi_s \) and potential at the surface of channel \( \psi_{surf} \) calculated for voltage of gate is varying from 0 to 1.5 V in steps of 0.1v by varying the program for each step change. It is detect that below threshold semiconductor’s charge gets minute. And volume inversion occurs in it.potential remains \( \psi_s \) through the whole silicon thickness .towards threshold voltage. Then voltage of gate increases in that result \( \psi_{surf} \) rises slowly and \( \psi_s \) does not consists on volume inversion.so the characteristics for device having different thickness but equal length through a single common point is called crossover point. (Fig 4). shows the potential variations at source to drain side that indicates that surface potential variations are different from this. So simulations had done on silvaco TCAD.
Fig-4 Plot of potential via length that indicates the variations of potential at source to drain edges

9. **CHARGE BASED MODEL**

In an intrinsic material there is no depletion region total charge is equal to inversion charge so these characteristics will not be equal to surface potential. Simulations are done on TCAD:

![Plot of potential via length](image)

**Fig-5 Drain current model based upon charge**

Above simulation shows the horizontal translated characteristics for \( V_{gs} = 0.03 \text{V} \) and \( V_{gs} = 1.5 \text{V} \). This transformation is called as DIBL which is categorized by the sum of millivolts of transformation per volt of variation in drain voltage. Formula for calculating DIBL is:

\[
\text{DIBL} = \frac{V_{TH} - V_{TH, I}}{V_{TH} - V_{TH, F}}
\]

For the above case DIBL is equal to 63.580 MV V.

Which is satisfactory because for a well-designed FET DIBL should be less than 0.6 MV V.

This figure presents the subthreshold slope too, it can be calculated from the above mention plot be for this we must have to know about formula that can be define as:

\[
S_{S} = \frac{\Delta V_{GS}}{\Delta V_{DS}}
\]

Basically, it is the sum of millivolts of rise in voltage of gate to require to rise the current of gate by the aspect of 10.00. Maximum limitation of subthreshold at room temperature is 100.00. Well design FET can tolerate subthreshold slope less than 72.6 MV V. For above plot subthreshold is 72.6 MV V.

10. **CONCLUSION**

This paper investigates the threshold voltage and surface potential variations in junction less double gate FET’s, and solutions of poisson equation. Simulations are done on silvaco TCAD and some results have compared. Similarly solutions of DIBL (Drain induced Barrier lowering) and SS(sub threshold slopes) effect of short channels are explained. Doping concentration for \( N_x = 1 \times 10^{14} \text{cm}^{-2} \) indicates the DIBL 63.580 MV V and subthreshold slope is 72.6 MV V.

It can be predicted that upcoming developments of junction less FET’S will powerfully focused on this direction.

**REFERENCES:**


